



Phase-II Upgrade of Link Board System



Behzad Boghrati
on behalf of the IPM & CMS Collaboration
26th October 2017






IPM-CMS Lab colleagues



- **Ahmad Ramezani**, Amir Kabir University (Tehran Polytechnics) , Project Consular and Software Programmer
- **Mohammad Ebrahimi**, University of Tehran, Mitigation of Radiation Effects on FPGAs
- **Vaheed Amozegar**, Sharif University, RPC Syncoder and the Timing systems
- **Haniyeh Ghasemi**, Amir Kabir University (Tehran Polytechnics), Computer Hardware Designer, Giga bit Data transmission

Overview of the RPC upgrades




Two important upgrades are planned:

- ❑ the RPC off-detector readout electronics (called link system) will be replaced because :
 - ❑ New link system improves timing resolution from 25 ns to 1.6 ns
 - ❑ Maintenance of old Link board system is very not possible
 - ❑ Radiation effects and Aging
- ❑ the RPC coverage will be extended from $|\eta| = 1.9$ up to 2.4.



Properties of the CMS Muon system (2016)



Muon subsystem	Drift Tubes (DT)	Cathode Strip Chambers (CSC)	Resistive Plate Chambers (RPC)
$ \eta $ range	0.0–1.2	0.9–2.4	0.0–1.9
Number of chambers	250	540	Barrel 480 Endcap 576
Number of layers/station	r- ϕ : 8; z: 4	6	2 in RB1 and RB2 1 elsewhere
Surface area of all layers	18 000 m ²	7000 m ²	Barrel 2300 m ² Endcap 900 m ²
Number of channels	172 000	Strips 266 112 Anodes 210 816	Barrel 68 136 Endcap 55 296
Spatial resolution	100 μ m	50 – 140 μ m	0.8 – 1.3 cm
Time resolution	2 ns	3 ns	1.5 ns*
Fraction of working channels	98.4%	99.0%	98.3%

Structure of Current RPC Readout System

Front End Boards – on chambers

Discriminates the analogue strip signals (applies programmable threshold) and forms them into **digital pulses** in the LVDS standard. The **rising edge** of the output pulse defines the time of the chamber hit.

Control and monitoring: I2C (the I2C controller is CB)

Link Box – off detector / balconies


- ❑ **Link Boards** (up to 18 per Link Box)

Receive the signals from the chambers (one LB = one chamber/roll), 96 input channels=strips, **synchronize** the signals, compress and send them through the optical links to the trigger processors (**OMTF, EMTF/CPPF, TwinMux + legacy Trigger Boards PAC**).
- ❑ **Control Boards** (2 per Link Box)

Crate controller, contains CCU chip, 12 CBs forms FEC Chain or token rings. **Controls the FEBs via I2C**
- ❑ **Backplane**

The LV cables, the signal cables from chambers and the I2C cables are connected to it.
- ❑ **Frontples** (2 per Link Box)

provides communication between the CBs and LBs, and between the Slave and Master LBs



Structure of Current RPC Readout System

Front End Boards – on chambers

Discriminates the analogue strip signals (applies programmable threshold) and forms them into **digital pulses** in the LVDS standard. The **rising edge** of the output pulse defines the time of the chamber hit.

Control and monitoring: I2C (the I2C controller is CB)

Link Box – off detector / balconies


- ❑ **Link Boards** (up to 18 per Link Box)

Receive the signals from the chambers (one LB = one chamber/roll), 96 input channels=strips, **synchronize** the signals, compress and send them through the optical links to the trigger processors (**OMTF, EMTF/CPFF, TwinMux + legacy Trigger Boards PAC**).
- ❑ **Control Boards** (2 per Link Box)

Crate controller, contains CCU chip, 12 CBs forms FEC Chain or token rings. **Controls the FEBs via I2C**
- ❑ **Backplane**

The LV cables, the signal cables from chambers and the I2C cables are connected to it.
- ❑ **Frontples** (2 per Link Box)

provides communication between the CBs and LBs, and between the Slave and Master LBs



CCS/FEC boards – communication channel



3 CCS boards (in VME crate in the USC), each CCS contains 8 FEC mezzanine.

The Current Control Board (CB)




- ❑ Communication with the managing host (XDAQ or proprietary software)
- ❑ Transmission of the control and diagnostic data to and from the Front End Boards
- ❑ Transmission of the control and diagnostic data to and from the Link Boards
- ❑ Refreshing of the configuration of the programmable FPGA chips

Problems to be NOTICE in CB system

- ❑ High reliability of the system .Its failure renders part of the link system unusable
- ❑ Two contradictory requirements
- ❑ Keeping costs as low as possible





The Current Link Board (LB)





The Link Board SynCoder Device (FPGA) functional scheme

The Link Board SynCoder



The Link Board **SynCoder** Device (FPGA) functional scheme


The Link Board SynCoder



The Link Board **SynCoder** Device (FPGA) functional scheme

What sections must be changes

- ❑ The FPGAs Should be replaced with new version, larger digital resources
- ❑ GOL chips is obsolete and should be replaced with the other Giga bit optical interface
- ❑ The QPLL is obsolete too and should be implemented into the FPGA
- ❑ The High current Regulators should be replaced the new versions






Current Link system other issues



- Spare Boards Availability
- Compatibility of “Standard” and “RE4 versions”
- Electronics Aging
- Radiation Exposure
- The rate of RPC Signal in HL-LHC
- Fastness of The FEC/CCU Configuration time and the Monitoring process
- EMI and CCU
- Link boards Firmwares

What we are going to do in Upgrade Phase-II – Control Board

- ❑ New Version of Control board
- ❑ New 7 series of Xilinx FPGA chips
- ❑ Radiation Hard GBT architecture
- ❑ GBTX , GBT-FGPA, VTRx optical converter (1310 nm) at higher speeds of 4.8 Gbps
- ❑ Improved the EMI and EMC
- ❑ Radiation tolerant FLASH-Based Smart Fusion family of Micro semi FPGA
- ❑ External Scrubber
- ❑ Reliable Remote Control and Programming
- ❑ The Availability of the system






What we are going to do in Upgrade Phase-II – Link Board



- ❑ New Version of Link Boards
- ❑ New 7 series of Xilinx FPGA chips
- ❑ Dynamic Partial Reconfiguration, new techniques of Radiation Mitigations, SEM, ECC
- ❑ GTX , VTRx+ optical converter (1310 nm) at higher speeds of 10 Gbps
- ❑ Improved the EMI and EMC
- ❑ Radiation tolerant FLASH-Based Smart Fusion family of Micro semi FPGA
- ❑ External Scrubber
- ❑ Reliable Remote Control and Programming
- ❑ The Availability of the system






Upgrade Phase-II New Design-



Communication and Control Chain

- ❑ Radiation Tolerant Redundant Switch
- ❑ New 7 series of Xilinx FPGA chips
- ❑ Dynamic Partial Reconfiguration, new techniques of Radiation Mitigations, SEM, ECC
- ❑ GTX , VTRx+ optical converter (1310 nm) at higher speeds of 10 Gbps
- ❑ Improved the EMI and EMC
- ❑ Radiation tolerant FLASH-Based Smart Fusion family of Micro semi FPGA
- ❑ External Scrubber
- ❑ Reliable Remote Control and Programming
- ❑ The Availability of the system







Link Board Upgrade Phase-II Time Schedule




Three main phases

- ❑ Research and investigation
- ❑ Design and Development of LB system prototype
- ❑ Production





Thank you



Behzad Boghrati, Phase 2 upgrade of RPC Link System, 26th
October , 2017